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Abstract
Drain Induced Barrier Lowering(DIBL) effect is prominent as the feature size of MOS device keep diminishing. In
this paper, a threshold voltage model for small-scaled strained Si nMOSFET is proposed to illustrate the DIBL effect,
which is based on solving 2-D Poisson equation. By simulation, the relationship between DIBL and channel length,
gate oxide thickness, Ge content, and channel doping concentration has been analyzed and the way to restrain the
DIBL effect has been acquired. By using ISETCAD device simulator, the validity of the model has also been proved.
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 Selection and/or peer-review under responsibility of Society for Automobile, Power and Energy
 Engineering
Keywords: DIBL; Threshold Voltage; Poisson Equation;
1. Introduction
As the minimum feature size of the MOSFET device reach submicron field, Drain Induced Barrier
Lowering(DIBL) effect is increasingly prominent[1],[2],[3], which is due to a significant field penetration
from the drain to the source. Because channel length(L) is reduced and the voltage across drain to
source(Vds) is increased, the drain depletion region moves closer to the source depletion, resulting in field
penetration. Due to this field penetration, the potential barrier at the source is lowered, leading to
increased injection of electrons by the source over the reduced channel barrier, giving rise to shifted
threshold voltage.
The influence of DIBL to Small-scaled MOS device could be analyzed by the shifted threshold voltage
obtained by solving a 2-D Poisson’s equation numerically[4],[5] or experimentally[6],[7]. DIBL effect in
either bulk Si MOS or SOI MOS have been reported[8][9], however, there are literatures rarely reported
for the DIBL effect in strained Si MOS, which is a hotspot to improve performance of the MOS device in
recent years[10][11]. In this paper, an analytical threshold voltage model of strained Si nMOSFET is
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developed to analyze the DIBL effect, which is based on solving 2-D Poisson equation. By simulation, the
relationship between DIBL and channel length, gate oxide thickness, Ge content, and channel doping
concentration has been analyzed and the way to restrain the DIBL effect has been acquired. This model
which has been proved by ISETCAD simulator is significant for the design of high performance strained
Si nMOSFET to restrain the DIBL effect.
2. 2-D threshold voltage model for strained Si nMOSFET
Figure.1 shows the structure of strained Si nMOSFET. As is shown in the figure, strained Si layer is
the conduction channel, and relax Si1-xGex is the virtual substrate. Dash line gives the boundary of
depletion layer, and the layer underneath the relax Si1-xGex have little impact on the threshold voltage and
electrical characteristic of device, so they can be ignored. The device follows the low-high doping
distribution, i.e., the magnitude of doping in the channel is less than that in the virtual substrate, which
does help to reduce the interface scattering to the carrier mobility.
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Fig. 1 Cross section of strained Si nMOSFET
The 2-D Poisson equations for potential in the channel region and relax SiGe region are given by
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Where ( ),ssi x y  and ( ),sige x y  are potential in the strained Si layer and relax SiGe layer respectively.
Nch and Nb are the doping content in strained Si layer and relax SiGe layer respectively. ssi and sige  are
relative permittivity of strained Si and relax SiGe respectively. tssi is the thickness of strained Si layer,
sige  and d is the thickness of depletion layer. The x-axis is parallel to the channel while y-axis is vertical
to the channel, and the origin of coordinates lies in the interface between strained and oxide. By
numerical approach, ( ),ssi x y and ( ),sige x y  can be expressed by polynomial
( ) ( ) 21 2, ( ) ( )ssi ssix y x C x y C x y = + +  (3)
( ) ( ) 23 4, ( ) ( )sige sigex y x C x y C x y = + +  (4)
( )ssi x  is the potential of interface between strained Si layer and oxide, ( )sige x  is the potential of
interface between strained Si layer and relax SiGe. ( )iC x  can be obtained by the following boundary
conditions
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Substitute obtained ( )iC x  into equation (3) (4), and substitute (3) into (1). Let y equal zero, we obtain
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The general solution for (6) can be expressed as
( ) exp( ) exp( )ssi x A x B x   = + − +   (7)
 is particular solution of (7), and can be written as
2/  = − (8)
A and B can be obtained by the following boundary conditions
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So the A and B can be solved as
( ) ( ) exp( )
exp( ) exp( )
( ) ( ) exp( )
exp( ) exp( )
bi DS bi
bi DS bi
V V V L
L L
V V V L
B
L L
A   
 
  
 
+ − − − −
=
− −
+ − − −
=
− −
⎧⎪⎪⎨⎪⎪⎩
 (10)
Where VDS is the drain bias, and ,bi ssiV  is the built-in potential between drain and strained Si channel, and
is given by
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Where
,g ssiE  is forbidden band width, ,i ssin is the intrinsic carrier concentration in strained Si layer,
Under the flat band condition, the hole will be accumulated in the interface between strained Si layer and
relax SiGe layer due to the existence of large valence band offset vEΔ between them, resulting in valence
band bending. So the influence to the flat-band must take into account and can be expressed as
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Where Ld is the Debye length, and 2/d SiGe bL kT q N= . A complete expression for VFB can now be
written as
,
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Where Poly Si −  is the work function of Poly-Si gate, SiGe is affinity, CEΔ  is the conduction band offset
between strained Si and relax SiGe. The width of depletion layer can be obtained by solving 1-D Poisson
equation, and can be written as
1
22 ( )sige S
b
d
qN

 
⎛ ⎞
≈ + Δ⎜ ⎟⎝ ⎠ (14)
Where
2 2
2
2 2
b ch ssi b ssi
ssi
ssi ssi sige
qN qN t qN t
t
  
Δ = − − (15)
The threshold potential
s  for strained Si can be approximated by taking the average between the
threshold potentials of the respective channels and the relaxed SiGe virtue substrate
[12]. Thus,
s  is expressed as
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Where
,i sigen  is the intrinsic carrier concentration in relax SiGe layer, VEΔ  is the valance band offset
between strained Si and relax SiGe. When the minimum value of surface potential
,min ( )ssi x  equals s ,
the voltage VGS across gate and source is the threshold voltage Vth. By making the ( )ssi x x∂ ∂  equals zero,
the minimum value of (7) can be obtained as
,min ( ) 2ssi x AB = +                 (17)
Let (17) equals S , the threshold voltage for small-scaled strained Si nMOSFET can be obtained as
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3. Illustrations and Discussions
For illustrations, the gate length L of the MOS is 0.8μm and the oxide thickness tox is 2nm. The doping
concentration Nb is 3.5×1017cm-3. The Ge content is 0.2.
Figure.2 shows the threshold voltage versus drain bias at different channel length. As was shown in the
figure, the threshold voltage is reduced while the drain bias is increased, which is especially prominent
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for small channel length(L≤50nm). This is because that the drain depletion region moves closer to the
source depletion region when drain bias is increasing, resulting in a significant field penetration from the
drain to the source. Due to this field penetration, the potential barrier at the source is lowered, leading to
increased injection of electrons by the source over the reduced channel barrier. In this case, only a smaller
gate voltage could open the channel, i.e., the threshold voltage get low.
Figure.3 shows the threshold voltage versus channel length at different drain bias. It is shown in the
figure that the DIBL effect is not notable for long channel device(L≥50nm), this is because the distance
between source and drain becomes large, so the drain depletion region under large drain bias need to
move further to close the source depletion region, so the DIBL effect is not prominent for long channel
device. However, it is coincident with what is shown in figure. 4 when channel length(L) is less than
50nm.
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Fig. 2 Threshold voltage versus drain bias at different channel length L; Fig. 3 Threshold voltage versus channel length at different
Vds
   	 
 







$
"
#
!

%!
$


!  $"$! 
!  $"$! 
!  $"$! 	
!  $"$! 

    






   $'

V
th
 / 
V
tox=5nm
tox=8nm
tox=10nm
Fig. 4 Threshold voltage versus drain bias at different Ge concentration; Fig. 5 Reduction of threshold voltage versus channel length
with oxide thickness as a parameter at Vds=5V compared to Vds=1V
Figure.4 shows the threshold voltage versus drain bias at different Ge concentration. the threshold
voltage is slightly reduced while the Ge concentration is increased. This is because the conduction band
energy is lowered while the Ge concentration is increased, resulting in the high density of 2-D electron
gas, moreover, the conduction band energy difference between strained Si and SiGe alloy is increased.
They all lead to decrease in threshold voltage. However, the variation of threshold voltage versus drain
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bias under different Ge concentration is not notable, which is shown that the Ge concentration is not a key
parameter to affect DIBL effect.
Figure.5 shows the reduction of threshold voltage versus channel length with oxide thickness as a
parameter at Vds=5V compared to Vds=1V and ΔVth is the threshold voltage difference between the
condition of Vds=1V and that of Vds=5V. As was shown in the figure, the ΔVth increases as the oxide
thickness tox increases, it demonstrate that the DIBL effect is notable for thicker oxide thickness.
0 1 2 3 4 5
0.64
0.66
0.68
0.7
0.72
0.74
VDS/V
th
re
sh
ol
d 
vo
lta
ge
/V
Nb=3.5×10
17cm-3
Nb=4×10
17cm-3
Nb=4.5×10
17cm-3
Nb=3×10
17cm-3 Nb=2.5×10
17cm-3
Fig. 6 Threshold voltage versus drain bias at different doping concentration
Figure.6 shows the threshold voltage versus drain bias at different doping concentration. As was shown
in the figure, the threshold voltage of strain Si nMOS is reduced as the doping concentration increases,
which is in coincidence with that of bulk Si device. However, the DIBL effect is not prominent with the
variation of doping concentration.
To prove the validity of the model, device simulator ISETCAD has been used to simulate the threshold
voltage of the device versus channel length at Vds=1V and the surface potential of that versus channel
length at Vds=1V. As was shown in Fig. 7 and Fig. 8, the results of the models are consistent with that of
ISETCAD simulation, and the validity of the model has been proved.
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Fig. 7 Threshold voltage versus channel length at Vds=1V; Fig. 8 surface potential versus channel length at Vds=1V
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4. Conclusion
Drain Induced Barrier Lowering(DIBL) effect is increasingly prominent as feature size of the
MOSFET device reduces. In this paper, an analytical model of threshold voltage for small-scaled strained
Si is built based on solving 2-D Poisson equation, which could predict the Drain Induced Barrier
Lowering(DIBL) effect, the validity of the model has also been proved. The simulation results show that
the lower the L, the higher the DIBL; the higher the tox, the higher the DIBL. This model is significant
and effective to illustrate the DIBL effect, which is great help to restrain DIBL effect to strained Si device.
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